

1

Synthesizable Watchdog Logic: A Key Coding Strategy for Managing Complex Designs

Duane Galbi Wilson Snyder Conexant Systems, Inc.

SNUG Boston 2000



The Fundamental Design Issue

- Even with the oddities of Verilog the actual writing of HDL code is relatively quick
 - General sensitivity lists, what were they thinking!!
- Verilog emacs auto-modes (www.ultranet.com/~wsnyder/veripool) key for removing the worst drudgery
- Real time sink is getting code to work "correctly"
- Problem only gets worse when include interfaces between multiple designers and multiple standard buses
- Multiple coding standards and strategies adopted to deal with the issue

3



Coding Standards

- Help find problems early by identifying common problems
 - Naming conventions
 wires vs registers, clock domain suffix, module prefix, etc
 - Lint checking software
 - Limits on module size
 - Standards for case statements
- Very beneficial but taken to an extreme can be painful
 - Prefix requirements leading to very long names
- Limits to what coding standards can accomplish

4



Coding Strategy - Powerful Verification Medicine

- Modular Design
- Reference Designs
- Bus Checkers
- Design by Contract Module Level Assertion Checks
 - Add checks to verify key input/output/internal requirements of module
 - » Approach fundamental part of Eiffel programming language
 - > Offshoot of formal program verification
 - Enhances reusability and debuggability of code
 - > Acts to limit allowable operating space of the module
 - > Documents and verifies key requirements of the code
 - Unambiguously notifies user/designer when key conditions violated

5



- Motivate use of module level watchdog logic
- Illustrate how watchdog logic is easy to include
 - Synthesizable watchdog logic
 - Watchdog logic macros disguised as Verilog system calls
 - Verilog preprocessor to expand watchdog macros
 - Synopsys' ability to optimize away unneeded logic
 - Synopsys translate on/off pairs elimination
- Guidelines for using watchdog logic
- Conclusions

Synthesizable Watchdog Logic

Duane Galbi Conexant Systems, Inc 6

- Add watchdog logic as module is created
 - Serves to highlight key requirements during module creation
- Put watchdog logic directly in synthesized code
 - Close proximity between checking logic and what is being checked
 - No separate module to maintain
- Insert watchdog logic in module in manner which does not generate any corresponding real hardware
 - Check code should only be software modeling artifact
 - Needs to be compatible with lint, coverage, and synthesis tools
- Disguise watchdog logic as Verilog system calls

7



Assertion Macros Disguised as Verilog System Calls

- Watchdog logic tends to follow predictable form
 - Check condition, and print message if it is invalid
 - Want global variable to disable watchdog logic during chip initialization
 - Want watchdog logic to be ignored by non-simulation software
- Assertion macros greatly simply writing of watchdog logic
- Discovered over the last few years, are only a few key macros needed to simplify writing watchdog logic
 - Disguising these macros as Verilog system calls causes them to be ignored by synthesis, lint, and coverage checking software
- For simulation only, macros are expanded to Verilog code using simple Verilog preprocessor
 - Macros expanded into just one long line to keep the absolute line numbers in the file unchanged

Duane Galbi

8

Five Key Assertion Macros	Conexant Systems, Inc
1) \$assert(<condition>, <msg>); Checks if condition is true Example: \$assert(!(rd1 && rd2),"Multiple Reads\n");</msg></condition>	
 2) \$assert_onehot([<variables>], <msg>); Checks variable or variable list is one hot Example: \$assert_onehot(sel_a,sel_b,"mux_selects\"); \$assert_onehot(state_r[7:0],"State_r not one-hot\n");</msg></variables> 	
 3) \$assert_amone([<variables>], <msg>); Checks variable/variable list contains at most one logically valid Example: \$assert_amone(gnt_a,gnt_b,"Multiple grants active\r</msg></variables> 4) \$error(<level> <msg>);</msg></level> 	d condition 1");
 Prints out error message and stops the simulation Example: \$error(0,"Bad counter value=%x\n",count); \$info(<level>, <msg>);</msg></level> 	
Prints informational message and continues the simulation Example: \$info(1,"Reading bank -%x\n",mbank_r);	

9

Run Verilog Preprocessor to Expand Macros

- Assertion macros expanded by simple Verilog preprocessor
- Example preprocessor at: www.ultranet/~wsnyder/veripool

vpm --date -o .vpm project/

- Traverses the "project/" directory tree and macropreprocesses on all the Verilog files in the tree
- Puts all the resultant files in the ".vpm" directory (typically local to the machine where running simulation)
- The "--date" option indicates only want to preprocess those files which have be modified since the last time the preprocessor was run



SNUG Boston 2000



SNUG Boston 2000





Synopsys Aids the Watchdog Logic Writer

- Temporary variables often needed for watchdog logic
 - Delayed version of some logic
- Synopsys aids by aggressively optimizing away unused logic
 - Will optimize away logic which has no affect on the outputs of the module and no affect on the inputs to any user defined module
 - Will optimize away the full RTL logic cones
 - Will not optimize away user defined modules
- Optimization away of the logic happens in the input stage as the logic is being mapped to synthetic library elements
 - Logic removed independent of the compile options used
- Design Compile will optimize away library elements
 - Optimization happens in the compile stage and amount of optimization is dependent on the compile options used



Logic Opti RTL input	imized Away in Stage	Duane Galbi Conexant Systems, Inc
	Design Compiler Logfile	
Inferred memory d in routine te	levices in process st3 line 36 in file	
Register Name	Type Width Bus MB AR AS SR	===
======================================	Flip-Flop 1 - - N N N	
Current design is '	test3'.	===
e_reg ============== Current design is '	I FIIP-FIOP 1 - - N N N test3'. In initial mapping flip-flops d1 through d3 have already been	



Avoid Synopsys Translate On/Off Pairs

- Assertion macros and Synopsys' aggressive optimization away of unused logic virtually eliminate need for excluding code from synthesis
- Better way to exclude code is use Verilog preprocessor directives
 - Allows user more direct control over inclusion of code
 - Valid syntax requires closing `endif eliminating dangling "translate off" problem
- In general, we have found only three cases where code really needs to be excluded from synthesis

 Model instances want to avoid being compiled by Syr `ifdef synthesis `else gen pc log pc1 log(); // generate pc logfile 	iopsys	
 `endif 2) Hierarchical name references in synthesizable code `ifdef synthesis `else 	code se define " during s	tup to only synthesis" synthesis step
\$write("count=%x\n",`c_buf.count); `endif		
3) Modeling asynchronous set/reset flip-flops correctly		



Duane Galbi 19 Conexant





- Adding watchdog logic to verify characteristics of a module remain invariant is a fundamental design strategy improvement
- In our experience, watchdog logic will be readily added by HDL designer only if these checks can easily and transparently be added directly to HDL code
 - Disguise assertion checks as Verilog system calls
 - Utilize Design Compiler's optimization away of unneeded logic
- This approach allows assertion checks to be freely constructed without need to add additional directives to HDL code